## Amendments to the Claims

This listing of claims will replace all prior versions, and listings, of claims in the application:

## **Listing of Claims**:

- 1-9. (withdrawn)
- 10. (currently amended) An integrated circuit, comprising:
  an array of function blocks, wherein each function block has an input and an output;
  a predesigned routing structure formed over the array,

wherein the predesigned routing structure includes a plurality of conducting layers that include a plurality of pinsconductive pin segments and a plurality of electrically unbroken conductive paths,

wherein each <u>conductive</u> pin is in <u>communication withsegment carries</u> a respective input or output,

wherein the structure includes a plurality of tracks, and

wherein in each track is located at least a portion of at least one respective <u>electrically</u> unbroken conductive path and at least one respective <u>conductive</u> pin <u>segment</u> in one of the plurality of conducting layers, and wherein the <u>electrically</u> unbroken conductive path is <u>uncoupled</u>, <u>within the predesigned routing structure</u>, <u>ohmically unconnected</u> to the respective conductive pin segment.

- 11. (currently amended) The integrated circuit of claim 10, wherein each <u>electrically</u> unbroken conductive <u>path is includes portions</u> formed on two conducting layers.
- 12. (currently amended) The integrated circuit of claim 10, wherein each <u>electrically</u> unbroken conductive <u>path is includes portions</u> formed on two conducting layers and wherein a portion of each <u>electrically</u> unbroken conductive path is formed substantially under the <u>conductive pin segment</u> located in the same track as the <u>electrically</u> unbroken conductive path.
- customized conducting layer, wherein the customized conducting layer couples electrically connects first selected pins conductive pin segments to selected electrically unbroken conductive paths, second selected pins conductive pin segments to other selected pins conductive pin segments, third selected pins conductive pin segments to a power line, and fourth selected pins conductive pin segments to a ground line.
- 14. (currently amended) The integrated circuit of claim 10, further including:
  a customized conducting layer formed over the predesigned routing structure and
  including a power line and a ground line, wherein the power line and the ground line are placed
  so as not to prevent the coupling electrical connection of an electrically unbroken conductive path
  to a conductive pin segment by the customized conducting layer.

- 15. (currently amended) The integrated circuit of claim 10, further including:
  a customized conducting layer formed over the predesigned routing structure, wherein a
  first portion of the customized conducting layer formed over the pinsconductive pin segments is
  for local routing and a second portion of the customized conducting layer is for global routing.
- 16. (currently amended) The integrated circuit of claim 10, further including:

  a plurality of conductors for carrying at least one clock signal, wherein the plurality of
  conductors are uncoupled to the pins or, within the predesigned routing structure, ohmically
  unconnected to the conductive pin segments or electrically unbroken conductive paths, and
  wherein the plurality of conductors can be coupled withelectrically interconnected in a custom
  conducting layer to form multiple independent clock domains.
  - 17. (currently amended) An integrated circuit, comprising: an array of function blocks, wherein each function block has an input and an output; a predesigned routing structure formed over the array, including:

a first conducting layer having a plurality of parallel vertical tracks, wherein included in each track is a <u>conductive</u> pin in <u>communication withsegment carrying</u> a respective input or output and in each track is a first portion of an <u>electrically</u> unbroken conductive path, wherein the <u>conductive</u> pin <u>segment</u> and the first portion are <u>uncoupled</u>, within the predesigned routing structure, ohmically unconnected to one another;

for each track, a second portion of the <u>electrically</u> unbroken conductive path, wherein the second portion is formed in at least one other conducting layer.

- 18. (currently amended) The integrated circuit of claim 17, wherein the second portion is formed substantially under the <u>conductive</u> pin <u>segment</u> for the respective track.
- 19. (currently amended) The integrated circuit of claim 17, wherein the <u>electrically</u> unbroken conductive path runs the vertical height of a function block.
- 20. (currently amended) The integrated circuit of claim 17, wherein the <u>electrically</u> unbroken conductive path is longer than the <u>conductive pin segment</u>.
- 21. (currently amended) The integrated circuit of claim 17, wherein for every other track in the first conducting layer, the second portion of the <u>electrically</u> unbroken conductive path is formed in a second conducting layer under the first conducting layer, for the remaining tracks, the second portion of the <u>electrically</u> unbroken conductive path is formed in a third conducting layer under the second conducting layer.
  - 22. (currently amended) The integrated circuit of claim 17, wherein:

the predesigned routing structure further includes horizontal conductors formed under the first portion of the <u>electrically</u> unbroken conductive paths and <u>in communication with connected</u> through at least one via to the first conducting layer.

- 23. (currently amended) The integrated circuit of claim 17, further including a customized conducting layer wherein the customized conducting layer includes conductors that are coupled connected through at least one via to the first conducting layer and wherein the customized conducting layer is used to form a user-defined circuit on the integrated circuit.
- 24. (currently amended) The integrated circuit of claim 17, further including a customized conducting layer formed over the predesigned routing structure, wherein a first portion of the customized conducting layer formed over the pinsconductive pin segments is for local routing and a second portion of the customized conducting layer is for global routing.
- 25. (currently amended) The integrated circuit of claim 17, further including:
  a customized conducting layer formed over the predesigned routing structure and
  including a power line and a ground line, wherein the power line and the ground line are placed
  so as not to prevent the couplingany desired electrical connection of an electrically unbroken
  conductive path to a conductive pin segment by the customized conducting layer.
  - 26. (currently amended) The integrated circuit of claim 17, including:

a plurality of conductors for carrying at least one clock signal, wherein the plurality of conductors are uncoupled to the pins, within the predesigned routing structure, ohmically unconnected to the conductive pin segments or vertical conductors, and wherein the plurality of conductors can be coupled withelectrically interconnected in a custom conducting layer to form multiple independent clock domains.

## 27. (currently amended) An integrated circuit, comprising:

an array of function blocks, to be used in the formation of a user-defined circuit, wherein each function block includes a device layer and at least one device interconnect layer, and wherein each function block has an input and an output;

a routing structure formed over the array including four conducting layers, whereinthe routing structure including:

a first predesigned conducting layer including a plurality of parallel vertical tracks, wherein each track includes a <u>conductive</u> pin <u>in communication withsegment</u> <u>carrying</u> a respective input or output, and wherein each track includes a first portion of an <u>electrically</u> unbroken conductive path, wherein the <u>conductive</u> pin <u>segment</u> and the first portion of the <u>electrically</u> unbroken conductive path are <u>uncoupledohmically</u> unconnected to one another; in the first predesigned conducting layer,

a second predesigned conducting layer formed under the first conducting layer, wherein for a first group of alternate vertical tracks in the first conducting layer, the second conducting layer includes a second portion of each electrically unbroken

conductive path, wherein the second portion is in communication with the respective first portion and is formed substantially under the respective conductive pin segment,

a third predesigned conducting layer formed under the second conducting layer, wherein for a second group of alternate vertical tracks in the first conducting layer, the third conducting layer includes a second portion of each <u>electrically</u> unbroken conductive path, wherein the second portion is <u>in communication</u> with the respective first portion and <u>is</u> formed substantially under the respective <u>conductive</u> pin <u>segment</u>, and

a customized conducting layer formed over the first predesigned conducting layer and in communication with connected through at least one via to the first conducting layer, wherein the customized conducting layer has been formed in accordance with a user-defined circuit.

- 28. (currently amended) The integrated circuit of claim 27, wherein: the second predesigned conducting layer includes horizontal conductors in communication with connected through at least one via to the first conducting layer.
- 29. (currently amended) The integrated circuit of claim 27, wherein the customized conducting layer includes a power line and a ground line, wherein the power line and the ground line are placed so as not to prevent any desired coupling electrical connection of an electrically unbroken conductive path to a conductive pin segment by the customized conducting layer.

- 30. (original) The integrated circuit of claim 27, wherein:

  the customized conducting layer has been formed into a local routing portion and a global routing portion.
- 31. (currently amended) The integrated circuit of claim 30, wherein:
  the local routing portion is formed over the area occupied by the pinsconductive pin
  segments of the first conducting layer.
  - 32. (original) The integrated circuit of claim 27, wherein: the second predesigned conducting layer includes conductors for use in clock distribution.
- 33. (currently amended) The integrated circuit of claim 27, wherein:

  the second predesigned conducting layer includes conductors for use in clock distribution wherein the conductors for use in clock distribution can be coupled electrically interconnected by a customized conducting layer to form multiple independent clock domains.
- 34. (currently amended) An integrated circuit, comprising:

  an array of function blocks, wherein each function block has an input and an output;

  a predesigned routing structure formed over the array, wherein the routing structure

  includes a plurality of clock conductors, wherein the clock conductors can be coupled

  withelectrically interconnected in a custom layer to form multiple independent clock domains.

- 35. (currently amended) The integrated circuit of claim 34, wherein over each function block are formed four clock conductors, where a first clock conductor extends vertically upwards, a second clock conductor extends vertically downwards, a third clock conductor extends horizontally to the right, and a fourth clock conductor extends horizontally to the left.
- 36. (currently amended) The integrated circuit of claim 34 claim 35, further including the custom layer, wherein the four clock conductors in a first function block are coupled electrically interconnected to form a first clock tree, and wherein the four clock conductors in a second function clock are coupled electrically interconnected to form a second clock tree.
  - 37. (currently amended) An integrated circuit, comprising: an array of function blocks, wherein each function block has an input and an output; a predesigned routing structure formed over the array, including:

a first conducting layer having a plurality of parallel vertical tracks, wherein included in each track is a <u>conductive</u> pin in <u>communication</u> with segment carrying a respective input or output and in each track is a first portion of an <u>electrically</u> unbroken conductive path, wherein the <u>conductive</u> pin <u>segment</u> and the first portion are <u>uncoupled</u>, within the first conducting layer, <u>ohmically unconnected</u> to one another;

for each track, a second portion of the <u>electrically</u> unbroken conductive path, wherein the second portion is formed in at least one other conducting layer;

a plurality of clock conductors, wherein <u>selected ones of</u> the clock conductors can be <del>coupled</del> <u>electrically interconnected</u> with a customized conducting layer to form multiple <u>independent</u> clock domains.

- 38. (currently amended) The integrated circuit of claim 37, wherein the second portion is formed substantially under the <u>conductive pin segment</u> for the respective track.
- 39. (currently amended) The integrated circuit of claim 37, wherein the <u>electrically</u> unbroken conductive path runs the vertical height of a function block.
- 40. (currently amended) The integrated circuit of claim 37, wherein the <u>electrically</u> unbroken conductive path is longer than the <u>conductive pin segment</u>.
- 41. (currently amended) The integrated circuit of claim 37, wherein for every other track in the first conducting layer, the second portion of the <u>electrically</u> unbroken conductive path is formed in a second conducting layer under the first conducting layer, <u>and wherein</u> for the remaining tracks, the second portion of the <u>electrically</u> unbroken conductive path is formed in a third conducting layer under the second conducting layer; and

wherein the plurality of clock conductors are formed in the second conducting layer.

- 42. (currently amended) The integrated circuit of claim 37, further including the customized conducting layer, wherein the customized conducting layer includes conductors that are coupled connected through at least one via to the first conducting layer and wherein the customized conducting layer is used to form a user-defined circuit on the integrated circuit.
- 43. (currently amended) The integrated circuit of claim 37, wherein the plurality of clock conductors includes four clock conductors in a second conducting layer formed under the first conducting layer, wherein the four conductors are <u>uncoupledohmically unconnected</u> to one another in the second conducting layer.